

System 12228 Interface

By

Barry L. Crouse Ph.d Computer Information systems

Introduction

Today is 07/16/2013 University Place Washington. I want to propose an Interface for the Mother board I designed based on 12228 bits. I believe that one size does not fit all and with that being said the audience I am trying to design this for Low End Servers with less than 100 employees. The features of this Design will provide the following:

- 1). 12228 bits Interface coupled with my copyrighted Model Super Sonic 12 Motherboard- Design and 12288 Bit Architecture-2011 for Low End Servers.
- 2). Backward compatibility to 8192 bits.
- 3). More Secured Transactions
- 4). Choice as to what degree or level security is desired.
- 5). Smart switch.
- 6). Masking allowance for padding and truncation if desired.

I would like to take the time to say “Thank you” for reading this Design concept.

Contents


Chapter 1 System Design

Chapter 2 Specifications

Chapter 3 Final Thoughts

Chapter 1 System Design

Interface Design 1-A Front View



Features of the 12228 System Interface

I would now like to go over the 12228 System Interface that is used in my Motherboard Design copyrighted Model Super Sonic 12 Motherboard- Design and 12288 Bit Architecture-2011 .

The System Interface and Motherboard have 2 separate boards for better heat tolerance because the Interface uses 128 wires with 2 bits per wire. The 12228 System Interface is backward compatible to the 8192 bit system with compression and padding to allow up to 4 combination's see chart below.

8192	Padding	Compression	Event
	no	No	1
	yes	no	2
12228	no	no	3
	no	yes	4

As you can see, I create 4 events including padding and compression, The diagram shows that 3 3 volt batteries are utilized to create the 12228 system interface. This I feel should be separate from the regular BIOS settings and creates a Dynamic Environment that is Non-Static. The MAC addresses utilize the following below :

Bit strength	Characters per field	Total
12228	8	64
8192	4	32

The 12228 System Interface pushes 256 bits per wire at a rate of 128 wires 2 bits per wire for a total of 256 utilizing Fiber optic wire that is encased in glass tube that can tolerate heat up to 2300 degrees Fahrenheit.

The Non-Routable switch on the 12228 System Interface offers a choice between 8192 and 12228 bits that is encapsulated and sent to the Motherboard where the same method is used to protect the Mac-Address and than it is sent to the Private Adapter and binded to a private reserve IP address examples 192.168.x.x , 10.x.x.x as examples. The tunnel is created to allow for secure communications to proceed hint -Public Address space.

The Private Adapters-Motherboard and Interface Switch has a Non-Magnetic buffer to prevent Electromagnetic Cross talk in other words bits basically becoming entangled with one another during switch operations (OSI Bytes to Frames Non-Routable protocol 2nd layer). I would now like to present the Specifications in the next chapter. I would also like to recommend before going on to the next chapter Please take time to review the 7 layer OSI stack protocol understanding the differences between switches Non-Rout able 2nd layer and 3rd layer IP Routers as a example. Please see Chart below:

Hardware	Rout able	Board
Switch	no	System 12228 Interface
Switch	no	Private Adapters-Motherboard
Internal Network	Yes	Motherboard Private IP Address

It has come to my attention that some Electrical Engineers have decided to exercise their right to criticize without having full knowledge of Networking Protocols and the hardware that is utilized. You may want to take the time in reading this along with becoming at least Cisco Certified Network certified CCNA.

Chapter 2 Specifications

Specifications

I would now like to present the specifications in two parts. The 1st part will deal with the OSI with my modified version to reflect a sub physical layer. The 2nd part sets the MAC address field parameters. Please also note I will presenting the lower level OSI layers 3rd and below.


Modified Lower Level OSI Layer Lower level for 12228 System Interface

	8192 bits	12228 bits
IP layer 3 rd layer Router Network Adapter Routable	192.168.1.1	192.168.1.2
Data link Layer – Frames Characters switch Non-Routable	64 bytes= 32 Characters	128 bytes= 64
Physical layer Physical medium Fiber Optic	8192 bits=64 bytes	12228 bits=128 bytes
Sub-Physical	6 volts = 8192 bits	9 volts= 12228 bits

Please note the Sub-Physical layer Voltage to bits The OSI 7 Stack layer generally regards this at the physical layer but the issue is the Dynamic usage of volts to bits instead of constant states so this is better represented by creating a sub-layer beneath the physical layer. Please note 3 volts produces 4096 bits per battery. Please also note physical medium is represented at the Physical layer so this layer has a broad classification.

I will now present the next set of specifications setting the MAC address field parameters.


8192 MAC Address Field Specifications



Mac Address field parameters

1be5 f3sj 67mn yhjg okmn qafv jnbv jkge

12228 MAC Address Specifications



Mac Address field parameters

1be5fstz f3sj5tuc 67mnefgh yhjg89ol okmnytrc qafvsdfh jnbvolm7 jkge5ty7

This concludes the field specifications for the Lower Level OSI Networking layers and the mac addresses. A interesting point is if encapsulation occurs at the 2nd layer at the data link layer than would encryption be required if a binded private IP address is shelled within a Public address space across a unsecured Public Network. The reasoning is if the MAC addresses are shielded from roaming Networks wired and unwired than it stands to reason the only thing would be to authenticate the Receiver's address thus encrypting a link at a higher level on the OSI layer would prove to be a waste of time and energy because the tunnel is the Public Network space and within this shell is the Private IP address and within the IP address is a MAC address that during the process was encapsulated. To put it simply a shell within a shell this shows a two layer process dealing with assembling IP Packets.

This concludes chapter 2. I will now provide my final thoughts on this design in the next chapter.

Chapter 3 Final Thoughts

This concludes the design for the 12228 Interface that is coupled with the Motherboard Design copyrighted Model Super Sonic 12 Motherboard- Design and 12288 Bit Architecture-2011 by Barry L. Crouse. I have attempted to show a different and unique designed coupled with a different process in relations to Networking and the OSI 7 stack layer. I believe that one size does not fit all because I can remember back in the 90's while gaining some exposure to Mid Size Servers that they were different than the PC based Architecture. After reviewing the Servers, I found most servers are based on PC based Architecture which I feel is incorrect. I have attempted to create new methods of packet delivery without the need for a application based encryption system by encapsulating the MAC addresses in this model there are four different methods and they are the following

- 1). 8192 to 8192
- 2). 12228 to 12228
- 3). 8192 padded to 12228
- 4). 12228 compressed to 8192

This offers a variety of methods to deliver packets without the need for application based encryption within the OSI and the higher levels past the Networking IP routing protocols.

The process of delivering the packet is the following:

- 1). System Interface bios with 3 cmos batteries creating 2 boards of bios settings
- 2). System Interface uses 2 Non-Routable switches 8192 and 12228 encapsulated
- 3). Motherboard has 2 adapters attached to continue process of Encapsulation
- 4). The Encapsulated MAC address is binded to the Private Internal IP address
- 5). The tunnel is created to access the Public address space.
- 6). The private IP address is shelled within the tunnel Public address space.
- 7). The MAC address is shelled within the private IP address creating a 2 layer security approach to data security.

This creates a dynamic method of delivering data instead of creating constant states or links that decay.

The original Motherboard designed called for Encryption back in 2011 but with the new System Interface this will no longer be needed due to how the process of delivering data packets as described above.

I would like to take the time for thank each and everyone of you for reading this design concept coupled with the process involved.

Dated 07/23/2013

Barry L. Crouse Ph.d Computer Information Systems

Barrys Science based products is a State registered Trademark of Barry L. Crouse Ph.d Computer Information Systems

Barry equality Field equation is a State Registered Trademark of Barry L. Crouse Ph.d Computer Information Systems

Barry binary 2nd dimension Equality field equation is a State registered Trademark of Barry L. Crouse Ph.d Computer Information Systems.

Barrys Cosmological Dynamic binary position is a State Registered Trademark of Barry L. Crouse Ph.d Computer Information Systems